

PRACTICAL EXPERIENCE AND TECHNIQUES FROM AN HVDC VENDOR

SEBASTIAN HARANT, SUVANSH SRIVASTAVA, JONAS ZÜCKER

SIEMENS ENERGY



2023 EUROPEAN USER'S GROUP MEETING



TOPICS

- Introduction
- Automated Hardware in Loop Test Setup with RTDS Simulator
- Modelling of Hybrid AC-DC-Systems
- Reduction of Computational Burden for HVDC Lines





PRACTICAL EXPERIENCE AND TECHNIQUES FROM AN HVDC VENDOR

- Hardware-in-the-loop testing of HVDC Control & Protection Systems
- Electrical model of HVDC System running in RTDS
- Controlled by real C&P Hardware

2023 EUROPEAN









SUVANSH SRIVASTAVA

SIEMENS ENERGY



2023 EUROPEAN USER'S GROUP MEETING



Motivation

- Test DC Protection Settings
- Automated Test Environment with a RTDS Simulator
- Implementation in Project during Integration and Testing Phase with Siemens Energy Control and Protection Cubicles
- Reduce Testing time and effort
 - Easy Analysis of the Test Records





Initial Test Setup

- Signal Check Model (Steady State Values)
- Startup Scripts for Slider Settings for each Protection Setting
 - Manually run a new script after for each protection
 - Developing Scripts and matching timing is also a tasking job
- Multiple weeks of testing for a complete check of the protection settings
 - Large number of tasks done manually





Automated Test Setup

- NI PXI System to communicate with Control & Protection System via control bus and RTDS Simulator via Aurora
- Signal Check Model (RSCAD) with Aurora Variables (no sliders)
- Automatic execution of scripts to perform tests for all protection settings
- Aurora Communication for a seamless and uninterrupted execution in RTDS Simulator







Automated Test Setup

- The Sliders are replaced with Aurora Variables
- Scripts for all protection Settings can run simultaneously without stopping the tests







Advantages

- Aurora Communication is effective and advantageous in this Test Setup
- Weeks of testing effort during project phase reduced to some hours
- Manual effort to prepare start-up scripts and during testing significantly reduced







SEBASTIAN HARANT

SIEMENS ENERGY



2023 EUROPEAN USER'S GROUP MEETING



DC-System modelling

- In the past, modelling DC-systems was straight forward
 - Constant geometry over a longer distance
 - Low number of different geometries in one system DC-Network



	SUBSTEP	SUBSTEP	(SUBSTEP)	SUBSTEP	SUBSIE
SUBSTEP	SE HV1_PI1 SI	E HV1_PI2	SE HV1_PI3	SE HV1_P4	SE HV1_PI5
TLINE NAVE: T					
A1_HV_CABLE T					
RECEIVING END		1.1		11	1.1
TERMINAL NAME	PI SECTION	PI SECTION	PI SECTION	PISECTION	PISECTION
A1 HV RE					
	SEE SMALL_DT CH. 7 S	EE SMALL_DT CH. 7)	SEE SMALL_DT CH. 7	SEE SMALL_DT CH. 7	SEE SMALL DT CH. 7
	· FREO DEPENDENT	REO DEPENDENT / · · ·	FREO DEPENDENT / · · ·	FREO DEPENDENT	FREO DEPENDENT / · · ·
	· · SUBSTEP · · · · ·	· SUBSTEP · · ·	· SUBSTEP · · ·	· SUBSTEP · · ·	SUBSTEP
	SE HV1 PI6 SI	HV1 PI7	SE HV1 PI8	SE HV1 PB	SE HV1 PI10
	1 1 1	11	_ 1 1	- 1	
	· · · · ·	· 171 · [· ·	· 1-1 · ·	· 17 · [· ·	· 1-1 · · · ·
	PI SECTION	PI SECTION	PI SECTION	PI SECTION	PISECTION
	SEE SMALL DT CH Z	EE SMALL DT CH Z	SEE SMALL DT CH 7	SEE SMALL DT CH 7	SEE SMALL DT CH 71
	THE DESCRIPTION OF THE DESCRIPTI	DEC DEDEDED	COCO OCOCOCOCO COLO	COCO OCOCADITAL	COCO DEDED DAT
	CARD DEPENDENT	THE OFFICIENT OF THE OFFICE	CHER DEPENDENT	CHENDEPENDENT	CONTRACTOR DATE
					÷ ÷
	· · SUBSTEP · · · ·	· SUBSTEP · · ·	· SUBSTEP · · ·	· SUBSTEP · · ·	· SUBSTEP · · · ·
	SE HA/1 PI11	HI/1 PH2	SE HV1 PH3	SE HV1 PIM	SE HV/1 PU15
	1 ac nvi_Pin 1 1	1 1	3E HVLEH3 1 1		ac nvijena 1
	· · · · · · ·	· 171 · · ·	· 1 · · · ·	· 171 · · ·	
	DI SECTION	DI SECTION	DI SECTION	DIRECTION	DIRECTION
	PT 3EG IIGN	PLAEGHON	PLADUIKAN	PLAEGHON	FIDEGINA
		TOWN DTOWN	0.000 0000 0000 0000 0000 0000 00000000	000 00 00 00 00 00 00 00 00 00 00 00 00	ALC: MALL DT OL 7
	SEE SMALL_DI CH. 7	EE SMALL_DT CH. 7	SEE SMALL_DT CH. 7	SEE SMALL_DT CH. 7	SEE SMALL_DT CH. 7
	REQ DEPENDENT	REQ DEPENDENT	FREQ DEPENDENT	FREQ DEPENDENT	FREQ DEPENDENT
	<u> </u>	1 1	<u> </u>	<u> </u>	<u> </u>
		T . T	T . T	T . T	T . T
	01007700	0100750	011007700		0100770
	· · · SUBSTEP · · · · · ·	· SUBSTEP · · · ·	· SUBSTEP · · ·	- SUBSTEP	· SUBSTEP · · · ·
	SE HV1_PI16 SI	E HV1_PI17	SE HV1_Pi18	SE HV1_PI19	SE HV1_PI20
<u>.</u>				_ , _+	
		· 1.1 · 1. ·			
	PI SECTION	PI SECTION	PI SECTION	PI SECTION	PISECTION
	SEE SMALL_DT CH. 7 S	EE SMALL_DT CH. 7)	SEE SMALL_DT CH. 7	SEE SMALL_DT CH. 7	SEE SMALL_DT CH. 7
	· SEREO DEPENDENT / · · · ·	REO DEPENDENT	FREO DEPENDENT	FREO DEPENDENT	FREO DEPENDENT
	<u> </u>	<u> </u>	T	TT	
	SUBSTEP	SUBSTEP	(SUBSTEP) · ·	SUBSTEP	SUBSTEP
	SE HV1_PI21 SI	HV1_PI22	SE HV1_PI23	SE HV1_PI24	SE HV1_PI25
	1 1 1		<u> </u>	1	<u> </u>
	- 1 · 1 · 1 · 1 · 1	·		· /// · // ·	
	PI SECTION	PI SECTION	PI SECTION	PISECTION	PISECTION
					- · · · · · ·
	SEE SMALL DT CH.7 S	EE SMALL DT CH. 7	SEE SMALL DT CH. 7	SEE SMALL DT CH. 7	SEE SMALL DT CH. 7
	SEE SMALL_DT CH. 7	EE SMALL_DT CH. 7	SEE SMALL_DT CH. 7	SEE SMALL_DT CH. 7	SEE SMALL DT CH. 7
	REQ DEPENDENT	EE SMALL_DT CH. 7	FREQ DEPENDENT	FREQ DEPENDENT	FREQ DEPENDENT
	SEE SMALL_DT CH. 7				
0.8.510 ⁰	SEE SMALL DT CH. 7 REG DEPENDENT USBSTEP SE HV1_P28				
SUBSTEP TUNE WAVE	SUBSTEP	EE SWALL DT CH. 7 REC DEPENDENT SUBSTEP HV1_Pl27	SEE SMALL_DT CH. 7 FREO DEPENDENT SUBSTEP SE HV1_P028	SEE SWALL_DT CH. 7 FRECODEPENDENT SUBSTEP SE HV1_P/29 1	SLE SAVL D'O' O' 7)
GLASTEP TAISE MAR: BI M. CARE	SEE MALL OF CH. 7)	SUBSTEP		SEE SWILL DT CH. 7 FREO DE PENDENT 	
BLBSTEP TLINE NAME BI-M-CARE	SEE SMALL OF CH. 7) RECO DEPENDENT SE H/1_P/26 SE H/1_P/26	SUBSTEP	SEE SANLL_DT CH. 7 FRED DEPENDENT SUBSTEP SE HV1_P/28 1		SWE_SWAL_DT CH.7) TRECOEPENDENT SUBSTEP SK HVT_PI30 T
8.85197 T.O.M. MARK B. M. O.M. E RESERVE IND TEXMAN ADDR	SEE MALL OT ON 7		SEE SMALL DT CH. 7 FREQ DEPENDENT SUBSTEP SE HV1_P28 1 1 PI SECTION		SHE SMUL_DT CH.7 FREO DEP DISMT SHE STEP SE HV1_P100 BI SETTYN
5.861799 1.468 (MAR): B: M: COLEE Reci::KNO END TEXNAU, MARE	SEE MAIL OT ON 7 SEE MAIL PROB FREGORDERT SE MAIL PRO FREGORDERT PI SECTION		SEE SMALL DT CH. 7 FREODEPENDENT SUBSTEP SE HVT_P28 TT PI SECTION	SEE SMULL DT OI. 7) FREODEPENDENT SUBSTEP SE HVT_P/23 TTT PI SECTION	SHE SMUL_DT CH.7 FRECORPENDENT
	SEE SMUL DT CH.7 RECORPENDENT SUBSTEP SE HV1 P/21 P SECTION PES SMUL DT CH.7 SE		SEE SMALL DT CH. 7 FREO DEPENDENT SUBSTEP SE HVI, P28 I I PI SECTION SEE SMALL DT CH. 7		SEE SMUL_DT CH.7 T_ECODP.DOBD T_E SEE HVL.PTG FULDESTEP SEE HVL.PTG PESETION PESETION
9,881199 1,408 (MR) 8,10-100 1,100 1,100 1,100 1,100 1,100 1,100 1,100 1,100 1,100 1,100 1,000 1	SEE SMALL OF CH.7 S TREO DEPENDENT S SEE MAIL OF CH.7 S SEE MAIL OF CH.7 S P SECTION SEE SMALL OF CH.7 SEE SMALL OF CH.7 S	EE SMALL DT CH. 7 RECODEPENDENT SUBSTEP HV1_P27 PI SECTION EE SMALL DT CH. 7	SEE SMALL DT CH 7)	SUBSTEP SUBSTEP SE HVT_P23 TT PISECTION SEE SMALL DT CH 7	SEE SMULL DT 04 7 RECORPENDENT SEB STEP SE MVIL P100 T P SECTION SEE SWALL DT 04 7
8.6.016 1.066 (9/06: B).9/.006 (B) 1.076.006 (B) B).9/0.96 B).9/0.96	SEE SMALL OF CH. 7 RECOEPENDENT SEE M/T, P/28 SE M/T, P/28 SESTION SEE SMALL OF CH. 7 SEE SMALL OF C	EE SMALL DT CH. 7 SUBSTEP I HV1_P27 I HV1_P27 I SECTION PI SECTION EE SMALL DT CH. 7 REG OBPROBRY	SEE SMALL DT CH. 7 FRED DEPENDENT SEE MALL DT CH. 7 FRED DEPENDENT	SEE SMULL DT CH. 7 FREC DEPENDENT SUBSTEP E HV1. P23 P SECTION P SECTION	SLE SHULL DT 0-1 7
BASIFIP TLAE NAME BI AN COME RECEIVED BY THRONA, NAME BI AN JR	SEE SMALL OF CH.7) SEE SMAL	EE SMALL DT OH. 7 EE SMALL DT OH. 7 SUBSTEP I HV1_P27 P SECTION EE SMALL DT OH. 7 RECOEPDADENT	SEE SMUL_DTOH 7) IREQ.02EPD0.01 SEE SMUL_DTOH 7) IF PI SECTION SEE SMUL_DTOH 7) IF IF	SEE SMULL DT OH. 7. FREC DEPENDENT SUBSTEP SEE MVL DT OH. 7. FILSTEP SEE MVL DT OH. 7. FREC DEPENDENT	SEE SMLL_0T047 TREOSEPOBRAT SEE SML_0T047 T SEE SML_0T047 T P SECTION SEE SML_0T047 T SEE SML_0T047





DC-systems using AC-towers

- No need to install new towers
- Challenges for simulation
 - Model must be valid for frequencies from DC- to several kHz AC
 - Input data features a high number of different line segments with different geometries and different parallel AC-systems
 - Coupling effects between AC-and DC-system have to be included







Two-Step-reduction

- Customer input as transmission system overview, tower geometries, systems on that tower...
 with 40+ segments
- The customer input was used to create a studies model which has improved performance and runs at 20µs – this was intended to be used in PSCAD
- The 20µs model featured 16 frequency dependent sections (Freq Phase), with up to 18 conductors on one tower (DC, 380kV, 220kV, 110kV)

Requirements for RTDS

- Running at 50µs
- Maximum of 12 Conductors on one tower
- Bergeron Coupling lines in the beginning and the end to interface into substep (HVDC station)



Reduction – Acceptance criteria

- No change in DC-resistance of complete system
- 10kV induced AC-voltage on the DC-voltage of the non-earthed station
- No significant change in dynamic behavior for DC-faults compared to 20µs model







Reduction – Approach

- Removed parts of the system that had very little influence on the behavior (110kV and 220kV systems)
- Combined parts of the overhead-line that had similar geometry also parts that were not directly next to each other
- Adapted the line length to keep the DC-resistance constant
- Adapted the loadflow in the parallel AC-systems to reach 10kV rms on the DC side
- Repeat Dynamic-performance study and benchmark vs detailed model
- Benchmark offline simulation vs realtime simulation





Reduction – Resulting model

- 7 overhead line segments running in large timestep
- Bergeron transmission lines in the beginning and end as an interface to the HVDC station
- 630 Load units + network solution







Reduction – Result

Benchmark tests vs the detailed model using the HVDC control show very good representation of

- AC-DC-coupling effects
- DC-line losses
- DC-fault performance



Dynamic benchmark test for DC-fault using the HVDC control







REDUCTION OF COMPUTATIONAL BURDEN FOR HVDC LINES

JONAS ZUCKER

SIEMENS ENERGY



2023 EUROPEAN USER'S GROUP MEETING



EXAMPLE CASE



Complex Transmission lines require lots of hardware power when modelled in full detail. → Trade-off between detail grade and performance

In this example the required 14 NovaCor cores can be reduced to 3 by optimisation with minimal reduction in precision.





PERFORMANCE OPTIMISATION

Model Simplifications

<u>General Tip:</u> always check the model requirements and design the model accordingly

- Use of mainstep instead of substep
 - \rightarrow big savings for esp. cables (might require interface lines)
- Use of a PI Section model
 - \rightarrow for short(er) cables or tlines / low frequencies (e.g. < 5 kHz)
- Merge of similar lines
 - \rightarrow check fault location requirements

Example requirements: up to 10 kHz, Fre-Phase preferred, multiple Fault locations, few cpl lines





PERFORMANCE OPTIMISATION

Tline + Cable optimisation

Component Performance is impacted by:

- Number of conductors (G-Matrix ~ n^2)
 → Negligible mutual coupling; low impact parallel lines
- Number of Poles / Curve Fitting
 - → Higher Fitting error can be compensated by smaller frequency spectrum
 - \rightarrow DC Correction set to functional form

When using less than 8 conductor 10 poles, GTFPGA model becomes an option

Line Data Curve Fitting and DC Correction		
Use Loss Tangent for Cable Dielectric Losses:	Yes	
Curve Fitting Information		
Yc Fitting Max # of Poles:	10	
Yc Fitting Max Error (% of Max):	2.0	
Attenuation Max # of Poles:	10	
Attenuation Max Error (% of Max):	2.0	
Attenuation Max Residue/Pole Ratio Tolerance:	100.0	
Curve Fitting Controls		
Steady State Frequency:	60.0	
Total Number of Frequency Increments:	100	
Weighting Factor 1 (< steady state frequency):	1.0	
Weighting Factor 2 (at steady state frequency):	1.0	
Weighting Factor 3 (> steady state frequency):	1.0	
DC Correction		
DC Correction Method:	Functional Form	
	Disabled	





EXAMPLE CASE



\rightarrow Merge of OHL

IIIRTDS

CHNOLOGIES INC.

USER'S GROUP MEETING 2023

2023 EUROPEAN

- → Merge of Type1 cable to 2 segments (50% length fault criteria)
- \rightarrow Move Cable to mainstep, include interface line
- \rightarrow Reduction of OHL to 10 Poles (instead of 12; f_{max} = 15 kHz)
- → Option to use GTFPGA and/or removal of 1 AC-system (3 conductors)

2023 EUROPEAN USER'S GROUP MEETING



BENCHMARKING

Frequency Sweep/Scan



Simple Test circuit for capacitive and inductive frequency sweep

Frequency will be ramped up (from 0 to e.g. 10 kHz).

Poles and frequency behaviour should overlap as much as possible between reduced and original transmission line





BENCHMARKING

Fault Test(s)



Example Circuit for Fault Testing

Steady state voltage is applied to the current sources. Then the fault FLT is applied.

Voltage and Current curves between reduced and original line should overlap Curve fitting graphic 12vs10 poles





BENCHMARK EXAMPLE

Ground Fault at Station B

Comparison between Original Line (blue) Reduction 10 Poles (red) Reduction 12 Poles (green)









THANK YOU FOR YOUR ATTENTION, QUESTIONS?





