High-bandwidth, low-latency fibre-optic RTDS interface platform for modular, high-power amplifiers

Dr Mark Broadmeadow

Lecturer in Power Engineering Queensland University of Technology (QUT) Brisbane, Australia

2nd October 2019

Science and Engineering Faculty



Introduction

- Power hardware-in-the-loop (PHIL)
- Fibre-optic RTDS interface platform
- Resampled pulse width modulation (PWM)
- Balancing in paralleled interleaved converters
- Conclusions

Power hardware-in-the-loop (PHIL)

- Methodology for characterisation or validation of real power hardware tested against a simulated system
 - Attractive where construction of a physical analogue is infeasible
- Design of the interfacing system (power amplifier) is challenging as the required power-bandwidth increases
 - Move to amplifier comprising multiple, sub-rated converter modules
- As scale of the system increases, performance of the control and data acquisition system becomes a limiting factor

Control and data acquisition topology for high-power, high-bandwidth amplifiers

- Computational nodes connected via full-duplex, multi-gigabit fibre optic links
 - Four transceivers per node permit, ring, star and hybrid topologies
- Nodes may be configured for control and/or measurement functions
 - Peripheral modules define application-specific inputs and outputs (e.g. voltages, currents)
- Real time simulator also interfaced digitally via fibre optic links

a university for the **rea** world

QUT

Measurement samples and control references



Science and Engineering Faculty

FIBRE-OPTIC RTDS INTERFACE PLATFORM

Science and Engineering Faculty

QUT a university for the real world

Base board and controller



QUT

a university for the **real** world

- FPGA System-on-Chip
 - Programmable logic + dual-core ARM
- 4x SFP+ ports (up to 6.6 Gbps)
- Memory, USB, micro SD, Ethernet etc.
- FMC interface to base board
- 16x peripheral module sockets
 - 4 dedicated GPIO, 2 shared GPIO
 - Common I²C bus
 - 7-bit detect and ID interface
 - 44 I/O parallel interface
 - Compatible with HSEC180 TI ControlCARD boards
 - 6U Eurocard form factor

Science and Engineering Faculty

Peripheral modules (1st generation)

- G3ADC Single channel ADC, 1MSPS 12-bit
 - HV input, ± 1000V
 - LV input, ± 10V
 - Current input ± 400mA, to suit LEM closed loop hall-effect sensors
 - Provision for 2nd order multiple feedback lowpass filter (antialiasing)
 - 2.5 kV isolation

a university for the **real** world[®]

QUT

- G3DAC 4 channel DAC, 250 kHz update rate, ~20 kHz bandwidth
- G3GDI Half-bridge SEMIKUBE gate driver interface
 - 2x 24 V PWM signals
 - Open drain 24 V bidirectional fault bus
 - ADC of three ±10 V signals (typically bus voltage, phase current and temperature); 500 kSPS when uniformly sampled
 - Power via 24 V Eurostyle header





Science and Engineering Faculty

Peripheral modules (2nd generation)

- G3HADC Hex ADC module
 - 6x simultaneous sampled fully differential inputs
 - 1 MSPS, 12-bit

QUT

- HV, LV and current input variants
- G3TGDI Three-phase gate drive interface
 - To suit three-phase SEMIKUBE stacks (GD11)
 - 6x 24 V PWM signals, open drain fault bus
 - Analogue signals broken out to MMCX



Science and Engineering Faculty



Programmable Logic (PL)

- 200 MHz system clock (5 ns resolution)
- Sampling of ADCs at 1 MHz
- MAF with arbitrary window lengths
- Aurora high-speed serial links
 - 2.0 Gbps to RTDS
 - 6.25 Gbps between nodes
- DMA of sampled values into PS OCM @ 1 MHz
- PACPWM modules

Science and Engineering Faculty

QUT

Processor System (PS)

- CPUs @ 667 MHz
- 1 GB DDR3L SDRAM
- Linux OS on CPU0
 - Configuration, supervision, debugging etc.
- Baremetal app on CPU1
 - Real-time control applications
 - Expected control rates up to 1 MHz



Science and Engineering Faculty

QUT

Experimental validation



a university for the **real** world [®]

QUT



M. A. H. Broadmeadow, G. R. Walker and G. F. Ledwich, "Modular and scalable control and data acquisition system for power hardware in the loop (PHIL) amplifiers," in *The Journal of Engineering*, vol. 2019, no. 17, pp. 3655-3659, 2019. doi: 10.1049/joe.2018.8035

Science and Engineering Faculty

Experimental prototype



a university for the **real** world[®]

QUT

- LEM LF210-S closed loop hall-effect current sensors with 4x turns
- 1 m OM3 fibre optic cable between control and measurement nodes (AFBR-57J9AMZ transceivers)
- 5 m OM3 fibre optic cable between control node and RTDS (FTLF8519P3BNL transceivers)
- Three-phase SEMIKUBE IGBT inverter module

Science and Engineering Faculty

Communications and control

- 4x voltages & 4x currents sampled at measurement node (16-bit)
 - 8 sample MAF applied to signals

QUT

- Total of 29x 32-bit words transmitted to RTDS (sign-extended)
 - Including gate driver feedback signals, temperatures, status signals
- 3x 16-bit modulating, plus control register signal sent to control node
 - 80% modulation depth 50 Hz, plus 10% 550 Hz (11th harmonic), open loop

- Aurora 8b10b framing protocol for fibre optic links
 - 6.25 Gbps line rate between control and measurement nodes
 - 2.0 Gbps line rate between control node and RTDS
- 10 kHz asymmetric PWM, arbitrary resample rate with ZOH and lockout
 - PACPWM with 32-bit accumulator and 16-bit compare
- Implemented entirely in PL portion of FPGA SoC
- Large time-step model on RTDS with 6 us timestep

Science and Engineering Faculty





Experimental prototype operating at 120 V_{rms} 10 A_{rms} (1.2 kW)

a university for the **real** world

QUT







Science and Engineering Faculty

Results: Ripple current fidelity



10 kHz ripple current as seen at RTDS. 1 MHz sample rate with 6:1 decimation

Science and Engineering Faculty

QUT

Results: Latency

- Conversion time (~1 µs) largely irreducible due to ADCs used
- Propagation delay to control node larger than expected
 - Non-optimum timing between sampling and communications sub-systems
 - Could be reduced by 1 μs
- Variability in propagation delay to/from RTDS attributable to timestep (6 µs) and lack of synchronisation

	Propagation delay (µs)		
	Min.	Тур.	Max.
Sampling instant to measurement node	-	1.02	-
Measurement node to Control node	1.14	1.18	1.23
Measurement node to control node via RTDS	9.44	_	15.72

Science and Engineering Faculty

QUT

RESAMPLED PULSE WIDTH MODULATION (PWM)

Science and Engineering Faculty



Bandwidth extension in multilevel converters



Science and Engineering Faculty

QUT a university for the **real** world [®]

Resampled Pulse Width Modulation (PWM)



Natural Sampled



Multisampled



Regular Sampled



Resampled

Science and Engineering Faculty



Frequency response



Science and Engineering Faculty

CRICOS No. 00213J

a university for the **real** world

Validation of PHIL benefits

- Application to PHIL experiment with non-linear load
- Three-leg, interleaved amplifier
- Implemented using regular sampled, multisampled and resampled PWM (10.4 kHz)
- Varied RTDS timestep between
 5 µs and 45 µs

$$u(k) = v_{cp}(k) + v_{\rm fb}(k)$$

$$v_{\rm fb}(k) = -k_1 i_{C_f}(k) + k_2 \left(v_{cp}(k) - v_H(k) \right)$$

a university for the **real** world[®]

QUT



Science and Engineering Faculty

Delay benefits in RTDS applications

QUT

a university for the **real** world



Science and Engineering Faculty

Results

a university for the **real** world [®]

QUT

- Resampled PWM outperforms other methods in all cases
- Resampled PWM outperforms regular sampling even at slower control rates



200

 \cap

-200

50

(a)

Cut-Point Voltage (V)

Science and Engineering Faculty

CRICOS No. 00213J

Regular Sampled PWM

Multisampled PWM Resampled PWM

BALANCING IN PARALLELED INTERLEAVED CONVERTERS

Science and Engineering Faculty



Parallel interleaved converters



- Increased output current (power) and improved bandwidth
- Coupled output inductors can reduce magneit requirements
- Active control is required to maintain current balance across phase-legs

Science and Engineering Faculty

Decoupled current balancing and refence tracking

- The system model can be transformed into decoupled tracking and balancing states
- We can consequently design a control law based on state feedback which is completely decoupled

a university for the **real** world[®]

QUT

$$\begin{bmatrix} \dot{\boldsymbol{z}}_{\text{tra}} \\ \dot{\boldsymbol{z}}_{\text{bal}} \end{bmatrix} = \begin{bmatrix} \boldsymbol{\mathcal{A}}_{11} \\ \boldsymbol{\mathcal{A}}_{22} \end{bmatrix} \begin{bmatrix} \boldsymbol{z}_{\text{tra}} \\ \boldsymbol{z}_{\text{bal}} \end{bmatrix} + \begin{bmatrix} \boldsymbol{\tilde{\mathcal{B}}}_{11} \\ \boldsymbol{|\boldsymbol{\tilde{\mathcal{B}}}_{22}} \end{bmatrix} \begin{bmatrix} \boldsymbol{r}_{\text{tra}} \\ \boldsymbol{r}_{\text{bal}} \end{bmatrix}$$
$$\boldsymbol{z} = \begin{bmatrix} i_{\text{g}} \quad v_{\text{c}} \quad i_{\text{avg}} \mid i_{\text{avg}} - i_{1} \quad i_{\text{avg}} - i_{2} \quad \dots \quad i_{\text{avg}} - i_{n} \end{bmatrix}^{\mathsf{T}}$$

$$u_n = u_{\rm ff} - \boldsymbol{K}_{\rm tra} \left(\boldsymbol{z}_{\rm tra} - \boldsymbol{z}_{\rm tra}^* \right) - \mathcal{K}_{\rm bal} \left(i_n - i_{\rm avg} \right)$$

D. P. Jovanović, M. A. H. Broadmeadow, R. R. Taylor, G. R. Walker and G. F. Ledwich, "Decoupling of Current Balancing and Reference Tracking Control in Parallel Interleaved Converters," in *IEEE Transactions on Power Electronics (in press)*. doi: 10.1109/TPEL.2019.2936858

Science and Engineering Faculty

Example decoupled control block design



Science and Engineering Faculty

a university for the **real** world®

QUT

Decoupled design

- Control designs can be conducted independently for the reference tracking and balancing systems
- "Relaxed" and "aggressive" design points were selected for both subsystems



Science and Engineering Faculty



Validation of decoupled operation





a university for the **real** world[®]

QUT



Balancing performance independent of tracking design

Science and Engineering Faculty

Balancing performance





Science and Engineering Faculty

CRICOS No. 00213J

QUT a university for the real world ®

Conclusion

- Modular platform for low-latency, high-bandwidth control of high-power amplifiers
- Resampled PWM provides significant benefits for multilevel converter modulation; particularly in the context of asynchronous real-time simulations
- Active balancing in parallel interleaved converters can be decoupled from, and designed independent of tracking

QUI